

'04年06月10日(木) 17時47分 著者:米 OLIFF

Searching MAJ

発信:

R:202

P. 42

PATENT ABSTRACTS OF JAPAN

(11)Publication number : 09-016123

(43)Date of publication of application : 17.01.1997

(51)Int.Cl. G09G 3/30
H05B 33/08

(21)Application number : 07-168428

(71)Applicant : TDK CORP
SEMICONDUCTOR ENERGY LAB
CO LTD

(22)Date of filing : 04.07.1995


(72)Inventor : TAKAYAMA ICHIRO
ARAI MICHIO

(54) IMAGE DISPLAY DEVICE

(57)Abstract:

PROBLEM TO BE SOLVED: To obtain the brightness of a thin-film pixel element faithful to input video signals by specifying input voltage and the current flowing to a nonlinear element to a primary proportional relation.

SOLUTION: This image display element has, in every one pixel, the thin-film pixel element EL, the nonlinear element M for controlling the light emission of the thin-film pixel element EL, a capacitor C for signal holding connected to the gate electrode of the nonlinear element M and a load element Rs having primary proportional current-voltage characteristics between the nonlinear element Ty for writing data to the capacitor C, the nonlinear element M for controlling the light emission and arbitrary fixed potential.



LEGAL STATUS

[Date of request for examination] 01.07.2002

[Date of sending the examiner's decision of rejection]

[Kind of final disposal of application other than the examiner's decision of rejection or application converted registration]

[Date of final disposal for application]

[Patent number]

[Date of registration]

[Number of appeal against examiner's decision of rejection]

[Date of requesting appeal against examiner's

BEST AVAILABLE COPY

‘04年06月10日(木) 17時47分 究先:米 OLIFF
Searching PWJ

卷之三

R: 202

P. 43

decision of rejection]
[Date of extinction of right]

Copyright (C) 1998-2003 Japan Patent Office

CLAIMS

[Claim(s)]

[Claim 1] Image display equipment characterized by having the load element the current-voltage characteristic is [element] proportionally [primary] for every pixel between a thin film pixel element, the nonlinear element for luminescence control of this thin film pixel element, the capacitor for signal maintenance connected to the gate electrode of this nonlinear element, the nonlinear element for the data writing to this capacitor, the nonlinear element for the aforementioned luminescence control, and arbitrary fixed potentials.

[Claim 2] The aforementioned load element is image display equipment according to claim 1 characterized by being high resistance lead wire.

[Claim 3] The aforementioned load element is image display equipment according to claim 1 characterized by being parasitism resistance of the aforementioned nonlinear element.

[Claim 4] The aforementioned load element is image display equipment according to claim 1 characterized by being parasitism resistance of the aforementioned thin film pixel element.

[Claim 5] It is image display equipment according to claim 1 characterized by for the aforementioned load elements being the aforementioned thin film pixel

element and its parasitism resistance, and forming this parasitism resistance by the resistance thin film.

[Claim 6] The aforementioned load element is image display equipment according to claim 1 characterized by being the output resistance of a nonlinear element.

DETAILED DESCRIPTION

[Detailed Description of the Invention]

[0001]

[Industrial Application] this invention relates to image display equipment, for example, relates to (Electroluminescence EL) image display equipment like organic EL image display equipment.

[0002]

[Description of the Prior Art] Drawing 5 and drawing 6 are drawings having shown the conventional example.

Hereafter, the conventional example is explained based on these drawings.

[0003] Drawing 5 (A) is a panel block diagram, and the display screen 11, the shift register 12 of the X-axis, and the shift register 13 of a Y-axis are formed in the display (display) panel 10.

[0004] EL power supply is supplied to the display screen 11, and supply of a shift register power supply and the input of an X-axis synchronizing signal are performed to the shift register 12 of the X-axis. Furthermore, supply of a shift register power supply and the input of a

Y-axis synchronizing signal are performed to the shift register 13 of a Y-axis. Moreover, the output of an image data signal is prepared in the output section of the shift register 12 of the X-axis.

[0005] Drawing 5 (B) is expansion explanatory drawing of the A section of drawing 5 (A), two pieces and a capacitor consist of one piece, and 1 pixel (the rectangular head of a dotted line shows) of EL elements of the display screen 11 consists of one piece for the transistor. [0006] When this 1-pixel luminescence operation has the output of a selection signal Y1 with the shift register 13 of a Y-axis and there is an output of a selection signal X1 with the shift register 12 of the X-axis, a transistor Ty11 and a transistor Tx1 are turned on.

[0007] For this reason, image data (video signal) Di is inputted into the gate of the TFT which is a nonlinear element (BIAS TFT) M11. Thereby, the current according to this gate voltage flows between the drain of a nonlinear element M11, and the source from EL power supply, and EL-element EL11 emits light.

[0008] To the following timing, although the shift register 12 of the X-axis will make the output of a selection signal X1 off and a selection signal X2 will be outputted, the aforementioned luminescence of EL-element EL11 will be maintained until this pixel is chosen next, since the gate voltage of a nonlinear

element M11 is held by the capacitor C11. [0009] As 1 pixel is extracted and shown in drawing 6, the series connection of the EL element in every pixel is carried out to the nonlinear element M for luminescence control (BIAS TFT), and the capacitor C for signal maintenance is connected to the gate electrode of this nonlinear element (BIAS TFT) M.

[0010] And the nonlinear element Ty for data writing (TFT for SELECT-SW) is connected to the capacitor C for this signal maintenance, and the image data (video signal) Di chosen as the nonlinear element Ty for this data writing (TFT for SELECT-SW) by the Y coordinate selection signal Yn and the X coordinate selection signal is impressed.

[0011] The luminescence intensity of an EL element is determined by controlling the current which flows to the nonlinear element M for the aforementioned luminescence control (BIAS TFT) with the voltage which accumulated the charge to the capacitor C for the aforementioned signal maintenance by this image data Di, and was accumulated at the capacitor C for this signal maintenance. ("A6x6-in 20-lpi Electroluminescent DisplayPanel"

T.P.BRODY, FANG CHEN LUO,
et.al.IEEE Trans.Electron Devices,
Vol.ED-22, No.9, Sept.1975, p739 - p749
reference)

[0012]
[Problem(s) to be Solved by the

Invention] However, the property relation between the current which flows to the nonlinear element M for luminescence control (BIAS TFT), and the voltage accumulated at Capacitor C is not necessarily a relation of primary proportionality. For this reason, since the relation between the size of the inputted video signal and the luminescence brightness of an EL element was not linear and the luminescence brightness of an EL element was not faithfully obtained to an input video signal, reappearance of luminescence brightness faithful to the size of a video signal was difficult.

[0013] For example, when this nonlinear element M is a field-effect transistor (TFT), the current which flows to this becomes the thing of the following formula by the saturation region.

$I_{ds} = (1/2) (W/L) \mu_0 C_0^2 (V_{gs} - V_{th}) I_{ds}$
Current V_{gs} which flows to TFT Voltage between the gate sources (voltage accumulated at the capacitor)

C_0 Gate capacitance μ_0 per unit area
Mobility W Channel width [of the gate of TFT] L Channel length V_{th} of the gate of TFT I_{ds} and V_{gs} were not able to obtain not proportionality but the luminescence brightness which is proportional to a video signal for this reason so that more clearly than the threshold-voltage aforementioned formula of TFT.

[0014] this invention solves the aforementioned conventional technical

problem, is making into primary proportionality the current which flows to input voltage and a nonlinear element, and aims at obtaining the brightness of a thin film pixel element faithful to an input video signal.

[0015]

[Means for Solving the Problem] In order to attain this purpose, as shown in drawing 1 (A), by this invention, Resistance R_s is connected as the nonlinear element M for this luminescence control (BIAS TFT), and a load element to which the current-voltage characteristic has a primary proportionality property among the arbitrary fixed potentials COM.

[0016]

[Function] Since source resistance R_s was connected as a load element which has the aforementioned primary proportionality property, as following, negative feedback starts a nonlinear element (BIAS TFT) M, and the relation of a primary proportionality property is obtained between the current I_{ds} which flows to a nonlinear element M, and the voltage V_g accumulated at Capacitor C.

[0017] That is, in drawing 1 (A), if the gate voltage V_g of a nonlinear element M changes, the current I_{ds} which flows to a nonlinear element M will change, it is got blocked I_{ds} - R_s and the potential V_s between the common potentials COM which are the source electrode and fixed potential of a nonlinear element M

changes. $V_g - V_s$, i.e., V_{gs} , changes based on this, and the current which flows to a nonlinear element M changes. Since I_{ds} constitutes the source follower circuit although it increases when negative feedback starts by this and a gate voltage V_g becomes large, negative feedback starts and, as for a $V_g - I_{ds}$ property, a primary proportionality property is acquired.

[0018]

[Example] One example of this invention is explained based on drawing 1. In this invention, as shown in drawing 1 (A), Resistance R_s is connected as the nonlinear element M for the luminescence control by which the series connection was carried out to the EL element (BIAS TFT), and a load element to which the current-voltage characteristic has a primary proportionality property between the common potentials COM.

[0019] When the gate voltage V_g of a nonlinear element M, i.e., the charge voltage of Capacitor C, becomes large by this, as shown in drawing 1 (B), the current I_{ds} which flows to this nonlinear element M increases. When this current I_{ds} increases, the voltage drop in Resistance R_s becomes large, and the source potential V_s rises.

[0020] Since the source potential V_s rises, the voltage V_{gs} between the source gates and $V_{gs} = V_g - V_s$ which are obtained by the following formula by this also become

small, and thereby, it is BIAS. The current I_{ds} which flows to TFT decreases. Thus, negative feedback is BIAS. Since TFT is started, an I_{ds} pair V_g property can acquire the range which has the relation of primary proportionality. [0021] In this case, between the source electrode of the nonlinear element M for the aforementioned luminescence control (BIAS TFT), and the arbitrary common potentials COM Negative feedback starts by having allotted resistance [10 or more times below $1T$ ($\text{Thera} = 10^{12}$) ohm] stronger enough than the inverse number of the mutual conductance of the nonlinear element for luminescence control. The range which has the relation of primary proportionality between the current I_{ds} which flows to the nonlinear element M for luminescence control, and the voltage accumulated at Capacitor C can be made.

[0022] For example, when this nonlinear element M is a field-effect transistor (TFT : TFT), the current I_{ds} which flows to the source potential V_s and this TFT becomes as the following formula by the saturation region.

[0023]

$V_s = R_s I_{ds}$ ** $I_{ds} = (1/2) (W/L)$
 $\mu_0 C_0 2 (V_g - V_s - V_{th})$.. ** I_{ds} Current V_g which flows to TFT The voltage V_s accumulated at Capacitor C Source potential V_{th} The threshold voltage R_s of TFT The resistance C_0 whose current-voltage characteristic has a

the resistance in this case can be performed by adjusting the pattern sizes (for example, width of face, length, thickness, etc.).

[0026] Moreover, you may make the resistance added to the aforementioned source electrode using the parasitism resistance which surely exists in a nonlinear element (BIAS TFT), for example, source resistance, an offset field (field without doping), etc. The amount of doping, offset distance, the pattern configuration of an electrode, etc. perform control of the resistance at this time. The resistance R_s shown in drawing 2 (A) shows this parasitism resistance in equivalent.

[0027] In drawing 2 (A), a P channel field-effect transistor is used as a nonlinear element (BIAS TFT) M, and the EL element is prepared between the drain electrode of this nonlinear element M, and the arbitrary common potentials COM. Moreover, the capacitor C for signal maintenance is formed between a gate electrode and the arbitrary fixed potentials VD.

[0028] By considering resistance R_S which is parasitism resistance also in this case as resistance (less than [more than 10 time ·1Tohm]) stronger enough than the inverse number of the mutual conductance of the nonlinear element M for luminescence control, negative feedback can start and the range which has the relation of primary

proportionality between the current I_{ds} which flows to a nonlinear element M, and the voltage accumulated at Capacitor C can be made.

[0029] Drawing 2 (B) shows an example of parasitism resistance of a nonlinear element M, and shows the drain electrode D, the drain pattern, the gate electrode G, the source pattern, and the source electrode S from the top. The offset field OP can be established in a part of this source pattern, and Resistance R_s can be made. Of course, the width of face of this source pattern, length, thickness, etc. are adjusted, and you may make it make Resistance R_s .

[0030] The resistance R_s which the resistance furthermore added to the aforementioned source electrode may use the surely generated parasitism resistance for a thin film pixel element, and is shown in drawing 3 (A) shows this parasitism resistance in equivalent.

[0031] In drawing 3 (A), a P channel field-effect transistor is used as a nonlinear element (BIAS TFT) M, and the capacitor C for signal maintenance is formed between the gate electrode of this nonlinear element M, and the fixed potential VD. Moreover, the EL element which is a thin film pixel element, and its parasitism resistance R_s are formed between a source electrode and the fixed potential VD.

[0032] By considering resistance R_s which is parasitism resistance also in this

case as resistance less than [more than 10 time · 1Tohm] stronger enough than the inverse number of the mutual conductance of the nonlinear element M for luminescence control, negative feedback can start and the range which has the relation of primary proportionality between the current I_{ds} which flows to a nonlinear element M, and the voltage accumulated at Capacitor C can be made.

[0033] Drawing 3 (B) is drawing showing an example (organic EL light emitting device) of a thin film pixel element, and as shown in this drawing as parasitism resistance, it may use a resistive layer 102. It is as the equal circuit being shown in drawing 3 (A) also in this case. In addition, for cathode, such as MgAg, and 103, as for a luminous layer and 105, in organic EL light emitting device shown in drawing 3 (B), an electron-injection transporting bed and 104 are [101 / a hole-injection transporting bed and 106] transparent electrodes.

[0034] In order to control the value of this parasitism resistance, it controls by thickness, such as a polysilicon contest thin film, an amorphous silicon thin film, and a high resistance organic thin film, as a resistive layer 102. You may use this, when the current-voltage characteristic of a thin film pixel element is proportional primarily, of course.

[0035] Moreover, the resistance added to the aforementioned source electrode may

use the output resistance of a nonlinear element. Drawing 4 (A) shows the time of using the output resistance of the load TFT (LOAD TFT) which is a nonlinear element. LOAD The fixed potential pressured partially by resistance R1 and R2 is applied to the gate electrode of TFT. [0036] Drawing 4 (B) is LOAD at this time. When the VDS-Ids property (volt ampere characteristic between the drain sources) of TFT is shown and the value more than fixed joins VDS (saturation region), the relation of VDS-Ids becomes proportionally [primary], and it is LOAD. It means that TFT can regard it as resistance. In addition, VDS here is LOAD. The voltage concerning the drain source inter-electrode of TFT is expressed. This output resistance value is LOAD. The voltage impressed to TFT, i.e., the resistance ratio of resistance R1 and R2, LOAD It controls by channel length of TFT. Moreover, LOAD The fixed potential applied to the gate electrode of TFT can also use other measures, such as giving fixed potential from the outside without using resistance R1 and R2.

[0037] Thus, LOAD By controlling the potential applied to the gate electrode of TFT, an output resistance value can be controlled easily and, moreover, big resistance can be made from a small area.

[0038] In addition, although the aforementioned example explained the case where TFT manufactured by the thin film as a nonlinear element was used,

it is not limited to this and the nonlinear element manufactured by other processes can also be used.

[0039]

[Effect of the Invention] As explained above, according to this invention, there are the following effects.

** : since the current which flows to input voltage and a nonlinear element can be constituted in primary proportionality according to this invention according to claim 1, the brightness of a thin film pixel element faithful to an input video signal can be obtained.

[0040] ** : since the aforementioned primary proportionality can be obtained using high resistance lead wire according to this invention according to claim 2, special resistance is not needed but the brightness of a thin film pixel element faithful to an input video signal can be obtained.

[0041] ** : since the aforementioned primary proportionality can be obtained using parasitism resistance of a nonlinear element according to this invention according to claim 3, this and special resistance are not needed but the brightness of a thin film pixel element faithful to an input video signal can be obtained.

[0042] ** : since parasitism resistance of a thin film pixel element was used according to this invention according to claim 4, special resistance is not needed but the brightness of a thin film pixel

element faithful to an input video signal can be obtained.

[0043] ** : since the resistance thin film was formed in the thin film pixel element according to this invention according to claim 5, the brightness of a thin film pixel element faithful to an input video signal can be obtained with very easy composition.

[0044] ** : since the output resistance of a nonlinear element was used as a load element according to this invention according to claim 6, control of output resistance can carry out easily and big resistance can be made from a small area.

M Nonlinear element

C Capacitor

Rs Load element

Ty Nonlinear element

Yn Y coordinate selection signal

Di Image data

COM Common potential (fixed potential)

VD Fixed potential

Vs Source potential

Vg Gate voltage

Vgs Voltage between the source gates

Ids Current which flows to a nonlinear element M

DESCRIPTION OF DRAWINGS

[Brief Description of the Drawings]

[Drawing 1] It is principle explanatory drawing of this invention.

[Drawing 2] It is explanatory drawing in the case of using parasitism resistance of the nonlinear element in an example.

[Drawing 3] It is explanatory drawing in the case of using parasitism resistance of the thin film pixel element in an example.

[Drawing 4] It is explanatory drawing in the case of using the output resistance of the nonlinear element in an example.

[Drawing 5] It is explanatory drawing (1) of the conventional example.

[Drawing 6] It is explanatory drawing (2) of the conventional example.

[Description of Notations]

EL Thin film pixel element

'04年06月10日(木) 17時50分 発送:米 OLIEFF

発信:

R:202

P. 52

(19)日本特許庁 (JP)

(12) 公開特許公報 (A)

(11)特許出願公開番号

特開平9-16123

(43)公開日 平成9年(1997)1月17日

(51)Int.Cl.
G 0 9 G 3/30
H 0 5 B 33/08

識別記号
4237-5H

F I
G 0 9 G 3/30
H 0 5 B 33/08

技術表示箇所

K

審査請求 未請求 請求項の数 6 OL (全 7 頁)

(21)出願番号 特願平7-168428
(22)出願日 平成7年(1995)7月4日

(71)出願人 000003067
ティーディーケイ株式会社
東京都中央区日本橋一丁目13番1号
(71)出願人 000153878
株式会社半導体エネルギー研究所
神奈川県厚木市長谷338番地
(72)発明者 高山 一郎
神奈川県厚木市長谷338番地 株式会社半
導体エネルギー研究所内
(72)発明者 斎井 三千男
東京都中央区日本橋一丁目13番1号 ティ
ー・ディー・ケイ株式会社内
(74)代理人 弁理士 平岡 雄一 (外2名)



(54)【発明の名稱】 画像表示装置

(57)【要約】

【目的】 入力電圧と非線形素子に流れる電流を一次比
例関係にすることで、入力映像信号に忠実な薄膜画素素
子の輝度を得ることを目的とする。

【構成】 一面素目に薄膜画素素子ELと、該薄膜画素
素子ELの発光制御用の非線形素子Mと、該非線形素子
Mのゲート電極に接続された信号保持用のキャパシタC
と、該キャパシタCへのデータ書き込み用の非線形素子
Tyと、前記発光制御用の非線形素子Mと任意の固定電
位との間に、電流-電圧特性が一次比例である負荷素子
Rsとを有する。

本発明の原理説明図



BEST AVAILABLE COPY

韓國平9-16123

(2)

1

【検討請求の範囲】

【請求項1】 一画素毎に薄膜色素粒子と、該薄膜色素粒子の発光制御用の非線形素子と、該非線形素子のゲート電極に接続された信号保持用のキャパシタと、該キャパシタへのデータ書き込み用の非線形素子と、前記発光制御用の非線形素子と任意の固定電位との間に、電流-電圧特性が一次比例である負荷素子とを有することを特徴とする画像表示装置。

【請求項2】 前記負荷素子は高抵抗導線であることを特徴とする請求項1記載の画像表示装置。

【請求項3】 前記負荷素子は前記非線形素子の寄生抵抗であることを特徴とする請求項1記載の画像表示装置

【請求項4】 前記負荷素子は前記薄膜電素子の寄生抵抗であることを特徴とする請求項1記載の画像表示装置。

【請求項5】 前記負荷线条は前記薄膜画素线条とその寄生抵抗であり、該寄生抵抗は抵抗薄膜で形成されたものであることを特徴とする請求項1記載の画像表示装置。

【請求項6】 前記負荷素子は非線形素子の出力抵抗であることを特徴とする請求項1記載の画像表示装置。

「本題の詳細な説明」

【0001】

【産業上の利用分野】本発明は、画像表示装置に係り、
例えば有機EL画像表示装置のような、エレクトロルミ
ネセンス(EL)画像表示装置に関する。

100021

【従来の技術】図5、図6は従来例を示した図である。以下、これらの図面に基づいて従来例を説明する。

【0003】図5(A)は、パネルブロック図であり、ディスプレイ(表示)パネル10には、ディスプレイ面11、X軸のシフトレジスタ12、Y軸のシフトレジスタ13が設けてある。

【0004】ディスプレイ画面11には、E L電源が供給されており、またX軸のシフトレジスタ12には、シフトレジスタ電源の供給とX軸同期信号の入力が行われる。さらにY軸のシフトレジスタ13には、シフトレジスタ電源の供給とY軸同期信号の入力が行われる。また、X軸のシフトレジスタ12の出力部に画像データ信号の出力が設けてある。

【0005】図5(B)は、図5(A)のA部の拡大説明図であり、ディスプレイ画面11の一画素(点線の四角で示す)は、トランジスタが2個、コンデンサが1個、EL素子が1個より構成されている。

【0006】この1画素の発光動作は、例えば、Y軸のシフトレジスタ13で選択信号Y1の出力があり、またX軸のシフトレジスタ12で選択信号X1の出力があった場合、トランジスタTy11とトランジスタTx11がオンとなる。

【0007】このため、両極データ(映像信号)D1
は、非線形素子(BIAS TFT)M11である薄膜
トランジスタのゲートに入力される。これにより、この
ゲート電圧に応じた電流がEL電源から非線形素子M1
1のドレイン、ソース間に流れ、EL素子EL11が発
光する。

【0008】次のタイミングでは、X軸のシフトレジスター12は、選択信号X1の出力をオフとし、選択信号X2を出力することになるが、非線形素子M11のゲート電圧は、コンデンサーC11で保持されるため、次にこの電圧が選択されるまでEL素子EL11の前記発光は、持続することになる。

【0009】図6に一画素を抜き出して示す如く、一画素毎のEL素子を発光制御用の非線形素子(BIAS TFT)Mに直列接続し、この非線形素子(BIAS TFT)Mのゲート電極に信号保持用のキャパシタCを接続する。

【0010】そしてこの信号保持用のキャバシタCにデータ書き込み用の非線形素子(SELECT-SW用TFT)Tyを接続し、このデータ書き込み用の非線形素子(SELECT-SW用TFT)TyにY座標選択信号Ymによって選択された記憶セルの電極間に接続する。

(映像信号) D_iを印加する。
[0011] この画像データ D_iにより前記信号保持用のキャパシタ C_iに電荷を蓄積し、この信号保持用のキャパシタ C_iに蓄積された電圧により前記発光制御用の非線形素子 (BIAS TFT) M_iに流れる電流を制御することにより、EL素子の発光強度が決定される。 ("A 6×6-in 20-lpi Electroluminescent Display Panel" T. P. BRODY, FANG CHEN LUO, et al. IEEE Trans. Electron Devices, Vol. ED-22, No. 9, Sept. 1975, p739~p749 参照)

【0012】
【発明が解決しようとする課題】ところが、発光制御用の非線形素子(BIAS TFT)Mに流れる電流と、キャパシタCに蓄積された電圧との特性関係は必ずしも一次比例の関係ではない。このため入力された映像信号の大きさとEL素子の発光輝度との関係が直線的でないため、入力映像信号に忠実にEL素子の発光輝度が得られないため、映像信号の大きさに忠実な発光輝度の再現が難しかった。

【0013】 例えはこの非線形素子Mが電界効果トランジスタ(TFT)の場合、これに流れる電流は負荷電圧で次式のものとなる。

$$I_d = \frac{1}{2} \cdot \frac{W}{L} \cdot \mu_0 \cdot C_0 \cdot (V_{GS} - V_t) \cdot h^2$$

I_ds T F T に流れる電流
 V_{gs} ゲートソース間電圧 (キャパシタに蓄積された
 電圧)

50 C₀ 単位面積当たりのゲート容量

特開平9-16123

(4)

5

$$\Delta I_{ds} = (1/R_s) \Delta V_g \dots \dots \dots \textcircled{④}$$

この④式の関係により、EL素子に流れる電流 I_{ds} とゲート電圧 V_g とが一次比例の関係となっていることがわかる。

【0025】ところで、図1における抵抗 R_s は個別の抵抗体を使用せず、ソース電極を共通電位COMに接続する導線を、例えばポリシリコンの加き商抵抗な薄膜により作成することもできる。この場合の抵抗値の制御は、そのパターン寸法（例えば、幅、長さ、厚さ等）を調節することにより行うことができる。

【0026】また前記ソース電極に附加する抵抗は、非線形素子（BIA TFT）に必ず存在する寄生抵抗、例えばソース抵抗、オフセット領域（ドーピングのない領域）等を使用して作ってもよい。このときの抵抗値の制御は、ドーピング量、オフセット距離、電極のパターン形状等により行う。図2（A）に示す抵抗 R_s は、この寄生抵抗を等価的に示したものである。

【0027】図2（A）において、非線形素子（BIA TFT）MとしてPチャネル電界効果トランジスタを使用し、この非線形素子Mのドレイン電極と任意の共通電位COMの間に、EL素子が設けてある。また、ゲート電極と任意の固定電位VDとの間に信号保持用のキャバシタCが設けてある。

【0028】この場合も寄生抵抗である抵抗 R_s を発光制御用の非線形素子Mの相互コンダクタンスの逆数よりも十分に大きな抵抗（10倍以上～1TΩ以下）とすることにより負帰還が保り、非線形素子Mに流れる電流 I_{ds} とキャバシタCに蓄積された電圧との間に一次比例の関係を持つ範囲を作ることができる。

【0029】図2（B）は非線形素子Mの寄生抵抗の一例を示しており、上からドレイン電極D、ドレインパターン、ゲート電極G、ソースパターン、ソース電極Sを示している。このソースパターンの一部にオフセット領域OPを設け、抵抗 R_s を作ることができる。勿論このソースパターンの幅、長さ、厚さ等を調整して抵抗 R_s を作るようにしてよい。

【0030】さらに前記ソース電極に附加する抵抗は、薄膜画素素子に必ず発生する寄生抵抗を用いてもよく、図3（A）に示す抵抗 R_s は、この寄生抵抗を等価的に示したものである。

【0031】図3（A）において、非線形素子（BIA TFT）MとしてPチャネル電界効果トランジスタを使用し、この非線形素子Mのゲート電極と固定電位VDとの間に信号保持用のキャバシタCが設けてある。また、ソース電極と固定電位VDとの間に薄膜画素素子であるEL素子とその寄生抵抗 R_s が設けてある。

【0032】この場合も寄生抵抗である抵抗 R_s を発光制御用の非線形素子Mの相互コンダクタンスの逆数よりも十分に大きな抵抗（10倍以上～1TΩ以下）とすることにより負帰還が保り、非線形素子Mに流れる電流 I_{ds}

6

d_s とキャバシタCに蓄積された電圧との間に一次比例の関係を持つ範囲を作ることができる。

【0033】図3（B）は薄膜画素素子の一例（有機EL発光素子）を示す図であり、寄生抵抗としてこの図に示す如く、抵抗層102を使用してもよい。この場合もその等価回路は図3（A）に示す通りである。なお図3（B）に示す有機EL発光素子において、101はMgAg等の陰極、103は電子注入輸送層、104は発光層、105は正孔注入輸送層、106は透明電極である。

【0034】この寄生抵抗の値を制御するには、抵抗層102としてポリシリコン薄膜、アモルファスシリコン薄膜、高抵抗有機薄膜等の膜厚で制御を行う。勿論薄膜画素素子の電流-電圧特性が一次比例する場合には、これを用いてもよい。

【0035】また、前記ソース電極に附加する抵抗は非線形素子の出力抵抗を用いてもよい。図4（A）は非線形素子である負荷TFT（LOAD TFT）の出力抵抗を用いたときを示したものである。LOAD TFTのゲート電極には抵抗R1、R2で分圧された一定の電位が加えられている。

【0036】図4（B）はこの時のLOAD TFTのV_{DS}-I_{ds}特性（ドレインソース間の電圧電流特性）を示し、V_{DS}に一定以上の値が加わると（饱和領域）、V_{DS}-I_{ds}の関係は一次比例となりLOAD TFTが抵抗と見なせる事を表している。なお、ここでのV_{DS}はLOAD TFTのドレインソース電極間にかかる電圧を表している。この出力抵抗値はLOAD TFTに印加される電圧、すなわち抵抗R1、R2の抵抗比、及びLOAD TFTのチャネル長で制御を行ふものである。またLOAD TFTのゲート電極に加える一定の電位は抵抗R1、R2を使用しないで外部から一定の電位を与える等の他の手段を用いることもできる。

【0037】このように、LOAD TFTのゲート電極に加える電位を制御することにより出力抵抗値の制御を容易に行うことができ、しかも、大きな抵抗値を小さな面積で作ることができます。

【0038】なお、前記実施例では非線形素子として薄膜で製造したTFTを用いた場合の説明をしたが、これに限定されるものではなく、他の製法で製造した非線形素子を用いることもできる。

【0039】

【発明の効果】以上説明したように、本発明によれば次のような効果がある。

①：請求項1記載の本発明によれば入力電圧と非線形素子に流れる電流を一次比例関係に構成することができる、入力映像信号に忠実な薄膜画素素子の輝度を得ることができる。

50

(5)

特開平9-16123

6

【0040】④: 請求項2記載の本発明によれば高抵抗導線を使用して前記一次比例関係を得ることができるの
で、特別な抵抗を必要とせず、入力映像信号に忠実な薄
膜画素要素の輝度を得ることができる。

【0041】⑤: 請求項3記載の本発明によれば非線形
素子の寄生抵抗を用いて前記一次比例関係を得るこ
とができるので、これまた特別な抵抗を必要とせず、入力映
像信号に忠実な薄膜画素要素の輝度を得ることができ
る。

【0042】⑥: 請求項4記載の本発明によれば薄膜画
素子の寄生抵抗を用いたので、特別な抵抗を必要とせ
ず、入力映像信号に忠実な薄膜画素要素の輝度を得るこ
とができる。



【0043】⑦: 請求項5記載の本発明によれば薄膜画
素子に抵抗薄膜を形成したので、非常に簡単な構成
で、入力映像信号に忠実な薄膜画素要素の輝度を得るこ
とができる。

【0044】⑧: 請求項6記載の本発明によれば負荷素
子として非線形素子の出力抵抗を用いたので出力抵抗の
制御が容易に行うことができ、かつ、大きな抵抗値を小
さな面積で作ることができます。

【図面の簡単な説明】



【図1】本発明の原理説明図である。

【図1】
本発明の原理説明図



- 10 E L 薄膜画素要素
M 非線形素子
C キャパシタ
R_s 負荷素子
T_y 非線形素子
Y_n Y座標選択信号
D I 画像データ
COM 共通電位(固定電位)
V_D 固定電位
V_s ソース電位
V_g ゲート電圧
V_{g_s} ソースゲート間電圧
I_{d_s} 非線形素子Mに流れる電流

【図2】
非線形素子の寄生抵抗を用いる場合の説明図




特開平9-16128

(6)

【図3】

薄膜画素電子の寄生抵抗を用いる場合の説明図




(B)




【図4】

非線形要素の寄生抵抗を用いる場合の説明図

(A)




(B)



【図6】

従来例の説明図 (2)




BEST AVAILABLE COPY

韓國平 0-16123


(7)

〔圖5〕

徒案例。範明圖(1)



(B) A部・拡大図



BEST AVAILABLE COPY